

Aligned Carbon: Nanotubes for Integrated Circuits & 1000x Improvement in Computing


Aligned Carbon

J Provine
Aligned Carbon


Motivation

Universal Challenge: Integration of logic with other semiconductor technologies Integrating high performance transistors monolithically as the last layer or the middle layer of a chip enables:

- Simplified packaging – Less chips to integrate, smaller packages.
- Improved performance – No communication bottlenecks between chips
- Lower power consumption – No high speed links or retimers



Essential to continuously increase computing efficiency to keep growing demand for edge and cloud computing from dominating the energy budget.



CNT-Based Monolithic 3D

Execution Time




Energy Consumption



S. Mitra Stanford University

75x improvement in energy delay product (EDP) using 8 generation old silicon technology node

Approach




Purification Initial Results

Using electrical bias to selectively open up trenches

- Transferred CNT material to target wafer and processed target wafer with 3 mask layers to enable bias to be applied and selectively heat the metallic CNTs.
- Micron-scale trenches opened in resist along metallic CNTs


Electrical Patterning



Using Aligned Carbon approach to selectively open up trenches

- CNT growth wafer covered in thermally responsive polymer and exposed leaving open trenches along the entire length of metallic CNTs
- Promising results are being optimized

Optical Patterning



Versus State of the Art




Figure 3.1. (a) Non-aligned layout style on uncorrelated CNT growth (b) Non-aligned layout style on directional CNT growth and (c) Aligned-active layout style on directional CNT growth.

- **350x lower probability of device failure**
- **26.5x lower probability of device failure** is from building CNT Field Effect Transistors (FETs) on long, aligned CNTs
- **13x lower probability of device failure** is from aligned-active layout technique (i.e. spatial correlation of FETs with the same CNTs)


Improved Transistor Performance

- Significantly lower (~100x) device failure when employing active-align layout techniques with long (>100 μm) CNT arrays
- More uniform CNT FET voltage transfer curves due to highly aligned, uniform, and pure CNTs
- Increased current density, transconductance, and lower threshold voltage of CNT FETs due to higher quality, (lower impurities and defects relative to solution-based purification) aligned CNTs

Improved Manufacturability

- Uniform CNT coverage over entire wafer
- No wet processing, consistent with High Volume Manufact. foundry approaches
- Avoids CNT aggregation & metal contamination associated with solution-based CNT purification materials
- Simplifies foundry process and supply chain

Purification



Contact

J Provine (CEO) j@alignedcarbon.com